

Memristor array architectures have been demonstrated to be efficient in designing neuromorphic computing systems. However, these architectures were evaluated under different conditions and constraints. To choose an optimal architecture, an overall analysis and evaluation under the same number of conditions is required. The first contribution of the dissertation is to provide the general analysis and evaluation results of the three memristor crossbar array architectures applied in implementing neuromorphic computing systems, to determine the potential architecture that satisfies many design aspects.

Based on the analysis and evaluations, the dissertation proves that the single memristor crossbar architecture demonstrates more advantages than the other two architectures. However, it has limitations for binary data with low density. The dissertation proposes a solution to optimize the single crossbar array architecture by analyzing the mathematical model of the XNOR function. The designs and simulations at circuit level indicate that the optimized memristor crossbar architecture addresses the impact of data density on the performance of the memristor array, while retaining outstanding advantages such as the saving of power and number of memristors within the array, the tolerance of noise and memristance variation. This is the second contribution of the dissertation that is significant in applying memristor crossbar array architecture in implementing neuromorphic computing systems.

The optimized memristor array architecture is then applied to designing an XNOR neural network (XNOR-Net) with multi-layers. The XNOR neural network is a model of binary neural network that is efficiently deployed on resource-limited devices. In the design, the dissertation applies the optimized memristor crossbar array architecture to hidden layers. On the output layer, by analyzing, the dissertation proves that it is efficient to apply the simplified single memristor crossbar array architecture to minimize the peripheral circuit, save power and area without affecting the recognition error of the circuit. This is also a contribution of the dissertation to applying the memristor array architecture for designing deep-learning neural networks on integrated-circuit platforms.

HCMC, / /

PhD candidate

(Sign and name)

Le Minh